

SULIT



**BAHAGIAN PEPERIKSAAN DAN PENILAIAN
JABATAN PENGAJIAN POLITEKNIK
KEMENTERIAN PENDIDIKAN MALAYSIA.**

JABATAN KEJURUTERAAN ELEKTRIK

**PEPERIKSAAN AKHIR
SESI DISEMBER 2013**

EE202: DIGITAL ELECTRONICS

**TARIKH : 17 APRIL 2014
TEMPOH : 8.30 -10.30 AM (2 JAM)**

Kertas ini mengandungi **LAPAN BELAS (18)** halaman bercetak.

Bahagian A: Objektif (20 soalan)

Bahagian B: Struktur (10soalan)


Bahagian C: Esei (2 soalan)

Dokumen sokongan yang disertakan : Lampiran 1 & Lampiran 2

JANGAN BUKA KERTAS SOALANINI SEHINGGA DIARAHKAN

(CLO yang tertera hanya sebagai rujukan)

SULIT



SECTION A: 20 MARKS
BAHAGIAN A: 20 MARKAH

INSTRUCTION:

This section consists of TWENTY (20) objective questions. Mark your answers in the OMR form provided.

ARAHAN:

Bahagian ini mengandungi DUA PULUH (20) soalan objektif. Tandakan jawapan anda di dalam borang OMR yang disediakan.

CLO1
C2

1. Convert 757_8 to its binary equivalent.

Tukarkan 757_8 kepada nilai yang setara dalam bentuk binari.

- | | |
|-----------------|-----------------|
| A. 11101111_2 | C. 10111101_2 |
| B. 11110111_2 | D. 11110111_2 |

CLO1
C2

2. Convert 1011101011.10_2 to hexadecimal number.

Tukarkan 1011101011.10_2 kepada nombor heksadesimal.

- | | |
|-----------------|-----------------|
| A. $2EB.2_{16}$ | C. $2EB.8_{16}$ |
| B. $2FC.8_{16}$ | D. $8EB.2_{16}$ |

CLO1
C3

3. Choose the correct answer for 2^{nd} complement.

Pilih jawapan yang betul bagi pelengkap dua.

	Binary Number	2's complement
A.	01010111_2	10101001_2
B.	10101000_2	01011001_2
C.	01010111_2	10101100_2
D.	10101001_2	01010110_2

CLO1
C2

4. Convert the decimal 111 to hexadecimal number.

Tukarkan desimal 111 kepada nombor heksadesimal.

- | | |
|-------|-------|
| A. 6F | C. 6D |
| B. 6E | D. 6C |

CLO 2 10. Which of the following Boolean Algebra statement represents Distributive Law.

C3

Yang manakah antara pernyataan Algebra Boolean berikut merupakan Hukum Taburan.

- A. $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$
- B. $(A + B) + C = A + (B + C)$
- C. $A \cdot (B \cdot C) = (A \cdot B) \cdot C$
- D. $A + A \cdot B = A$

CLO 2 11. What is the output of a logic circuit in Figure A1?

C3

Apakah keluaran litar logik yang terhasil pada Rajah A1?




Figure A1 / Rajah A1

- | | |
|--------------------------|--------------------------------|
| A. $AB + \bar{A}B$ | C. $\bar{A}\bar{B} + AB$ |
| B. $AB + \bar{A}\bar{B}$ | D. $\bar{A}\bar{B} + A\bar{B}$ |

CLO 2 12. Which of the following combinations cannot be combined into K-map groups.

C3

Yang manakah antara gabungan berikut tidak boleh digabungkan ke dalam kumpulan K-map.

- A. corners in the same row / penjuru dalam baris yang sama
- B. corners in the same column / penjuru dalam lajur yang sama
- C. diagonal / pepenjuru
- D. overlapping combinations / gabungan yang bertindih

CLO2
C2

13. Determine the Boolean Expression for the logic circuit in Figure A2.


Dapatkan Persamaan Boolean untuk litar logik dalam Rajah A2.

Figure A2 / Rajah A2

A. $Q = C(A + B)$
B. $Q = B(A + C)$

C. $Q = B + AC$
D. $Q = C + AB$

CLO2
C3

14. Simplify the Boolean Expression for
- $Z = \bar{A}B + B\bar{C} + BC + A\bar{B}\bar{C}$

Ringkaskan Persamaan Boolean $Z = \bar{A}B + B\bar{C} + BC + A\bar{B}\bar{C}$

A. $Z = ABC$
B. $Z = A + BC$

C. $Z = B + A\bar{C}$
D. $Z = B + AC + B\bar{C}$

CLO2
C2

15. How many outputs are required for a 3 to 8 line decoder?

Berapakah keluaran yang diperlukan untuk penyahkod 3 ke 8 talian?

A. 3
B. 4

C. 7
D. 8

CLO2
C2

16. The number of selected data lines required for selecting 8 inputs in a multiplexer are ____.

Bilangan talian data yang diperlukan untuk memilih lapan masukan data bagi pemultipleks adalah ____.


A. 1
B. 2

C. 3
D. 4

CLO2 17. What is the multiplexer output Y, in Figure A3 if :

C2 $D_0 = 0, D_1 = 0, D_2 = 0, D_3 = 1, S_1 = 0, S_2 = 0$

Apakah keluaran, Y bagi pemultipleks di Rajah A3 jika :
 $D_0 = 0, D_1 = 0, D_2 = 0, D_3 = 1, S_1 = 0, S_2 = 0$



FigureA3 / Rajah A3

- A. Low / Rendah
- B. High / Tinggi
- C. Don't care / Tidak Peduli
- D. Cannot be determined / Tidak boleh ditentukan

CLO2 18. Calculate the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz

Kirakan frekuensi keluaran untuk litar pembahagi frekuensi yang mengandungi 12 flip-flop dengan jam frekuensi masukan ialah 20.48 MHz.

- | | |
|--------------|--------------|
| A. 10.24 kHz | C. 30.24 kHz |
| B. 5 kHz | D. 15 kHz |

CLO2 19. Describe the toggle condition for JK flip-flop.

- Terangkan keadaan tegol untuk JK flip-flop.*
- | | |
|-------------|-------------|
| A. J=0, K=0 | C. J=1, K=0 |
| B. J=0, K=1 | D. J=1, K=1 |

CLO2 20. Which of the following is TRUE about D flip-flop?

Kenyataan manakah yang BENAR mengenai flip-flop D?

- A. The output toggles if one of the inputs is HIGH
Keluaran togol jika satu masukan ialah tinggi
- B. Only one of the inputs can be HIGH at a time
Hanya satu masukan tinggi pada satu masa
- C. The output toggle to the input
Keluaran togol kepada masukan
- D. The output follows to the input
Keluaran mengikut masukan.

SECTION B: 30 MARKS

BAHAGIAN B: 30 MARKAH

INSTRUCTION:

This section consists of TEN (10) structured questions. Answer ALL questions.

ARAHAN:

Bahagian ini mengandungi SEPULUH (10) soalan berstruktur. Jawab semua soalan.

CLO1 C3 **QUESTION 1**

Show the 8-bit addition of this decimal number in 2's complement representation.

$$+ 20 + (-8)$$

SOALAN 1

Tunjukkan 8 bit penambahan bagi nombor desimal menggunakan pelengkap dua.

$$+ 20 + (-8)$$

[3 marks]
[3 markah]

CLO2

C3

QUESTION 2

Sketch a logic circuit for Boolean expression , $W = AB + AC$

SOALAN 2

Lakarkan litar logik untuk persamaan Boolean, $W = AB + \overline{AC}$

[3 marks]
[3 markah]

CLO2

C3

QUESTION 3

Based on the input combination of A and B as given in the Figure B1, produce a truth table to show the output Y for the logic gate.

SOALAN 3

Berdasarkan kombinasi masukan A dan B seperti yang terdapat dalam Rajah B1, hasilkan satu jadual kebenaran bagi menunjukkan keluaran Y bagi get logik tersebut.

[3 marks]
[3 markah]




Figure B1 / Rajah B1

CLO2

C3

QUESTION 4

Construct the block diagram for Decimal to BCD encoder.

SOALAN 4

Binakan rajah blok untuk Pengkod Desimal ke kod BCD.

[3 marks]
[3 markah]

CLO3

QUESTION 5

C2

Transform an equivalent logic circuit, based on the Table B1.

SOALAN 5

Berdasarkan jadual B1, lukiskan litar logik yang berkaitan.

[3 marks]
[3 markah]

Table B1 / Jadual B1

1	0	0	Hold / Tak berubah
1	0	1	0 / Reset
1	1	0	1 / Set
1	1	1	Invalid / Dilarang

CLO3

QUESTION 6

C1

State TWO (2) differences between synchronous and asynchronous counter.

SOALAN 6

Nyatakan DUA (2) perbezaan di antara pembilang segerak dan pembilang tak segerak.

[3 marks]
[3 markah]

CLO3

QUESTION 7

C3

Construct the state diagram for a synchronous counter circuit that will count the number from 0, 2, 4, 6, 8

SOALAN 7

Bina rajah keadaan bagi litar pembilang segerak yang membilang dari 0, 2, 4, 6, 8....

[3 marks]
[3 markah]

QUESTION 8

C2

A counter in Figure B2 has the output frequency of 20.5 kHz. Determine the input clock frequency of the counter.

SOALAN 8

Pembilang pada Rajah B2, mempunyai frekuensi keluaran 20.5 kHz. Tentukan frekuensi masukan jam untuk pembilang tersebut.

[3 marks]
[3 markah]




Figure B2 / Rajah B2

QUESTION 9

C1

State THREE (3) types of shift register and draw a block diagram of each type.

SOALAN 9

Nyatakan TIGA (3) jenis daftar anjakan dan lukiskan gambarajah blok setiap satunya.

[7 marks]
[3 markah]

QUESTION 10

C3

Construct a 4 bit Johnson Counter circuit.

SOALAN 10

Binakan litar Pembilang Johnson 4 bit.

[3 marks]
[3 markah]

SECTION C: 50 MARKS
BAHAGIAN C: 50 MARKAH

INSTRUCTION:

This section consists of **TWO (2)** essay questions. Answer **ALL** questions.

ARAHAN:

Bahagian ini mengandungi **DUA (2)** soalan eseи. Jawab **SEMUA** soalan.

QUESTION 1**SOALAN 1**

CLO2
C1

- (a) List **TWO (2)** methods in simplifying Boolean expression.

*Senaraikan **DUA (2)** kaedah dalam memudahkan persamaan Boolean.*

[2 marks]
[2 markah]

- (b) Based on Figure C1, answer the following question.

Berdasarkan Rajah C1, jawab soalan berikut.




Figure C1 / Rajah C1

CLO2
C2

- i) Express the Boolean equation for X.

Tulis persamaan Boolean bagi X.

[2 marks]
[2 markah]

CLO2 C3	ii) Construct a truth table from the Boolean expression derived. <i>Bina jadual kebenaran berdasarkan persamaan yang diterbitkan.</i>	[4 marks] [4 markah]
CLO2 C3	iii) Simplify the Boolean equation in Q1 (b) i) by using Boolean Algebra. <i>Permudahkan persamaan Boolean dalam Q1 (b) i) dengan menggunakan Algebra Boolean.</i>	[4 marks] [4 markah]
CLO2 C3	iv) Construct the logic circuit that has been simplified in Q1 (b) iii). <i>Binakan litar logik yang telah dipermudahkan dalam Q1 (b) iii).</i>	[3 marks] [3 markah]
(c)	Given the output, Y for Octal to Binary Encoder as follows: <i>Diberi keluaran, Y bagi Pengkod Oktal ke Binari seperti di bawah:</i>	
	$Y_0 = I_1 + I_3 + I_5 + I_7$	
	$Y_1 = I_2 + I_3 + I_6 + I_7$	
	$Y_2 = I_4 + I_5 + I_6 + I_7$	
CLO2 C3	(i) Construct the truth table for Octal to Binary Encoder based on the output given. <i>Binakan jadual kebenaran bagi Pengkod Oktal ke Binari berdasarkan output yang diberi.</i>	[5 marks] [5 markah]
CLO2 C3	(ii) Hence, construct the internal circuit for Octal to Binary Encoder (8 to 3 line Encoder). <i>Seterusnya, binakan litar dalaman bagi Pengkod Oktal ke Binari (Pengkod 8 ke 3 talian).</i>	[5 marks] [5 markah]

QUESTION 2

SOALAN 2

- CLO2 (a) Construct a logic circuit for JK Flip-flop.

Binakan litar logik untuk Flip-flop JK.

[4 marks]

[4 markah]

- CLO2 (b) Sketch the output for JK Flip-flop in Figure C2. Given $Q_{\text{initial}} = 1$. Answer this question at APENDIX 1

Lakarkan keluaran bagi Flip-flop JK pada Rajah C2. Diberi $Q_{\text{awal}} = 1$. Jawab soalan ini di LAMPIRAN 1.

[3 marks]

[3 markah]




Figure C2 /Rajah C2

- (c) Based on Figure C3, answer the following question.

Berdasarkan Rajah C3, jawab soalan berikut.




Figure C3/Rajah C3

CLO3 C1	(i) Identify the type of the counter. <i>Kenal pasti jenis pembilang tersebut.</i>	[1 mark] [1 markah]
	(ii) Draw the state diagram of the counter. <i>Lukis gambarajah keadaan untuk pembilang tersebut.</i>	[5 marks] [5 markah]
	(iii) Draw the truth table of the counter. <i>Lukiskan jadual kebenaran untuk pembilang tersebut.</i>	[5 marks] [5 markah]
CLO3 C2	(d) THREE (3) synchronous counters are connected in a cascaded connection. There are MOD 5, MOD 7 and MOD 10 synchronous counters. Determine: <i>TIGA (3) pembilang segerak disambung secara siri. Pembilang-pembilang tersebut adalah MOD 5, MOD 7 dan MOD 10. Tentukan:</i> (i) The total MOD produce by this counter. <i>Jumlah MOD yang dihasilkan oleh pembilang ini.</i>	[2 marks] [2 markah]
	(ii) The maximum number, M for this counter. <i>Nombor maksimum, M bagi pembilang ini.</i>	[2 marks] [2 markah]

CLO3 (e) If the series data 101 is shifted into the SIPO and the initial output is 0, sketch

C3 timing diagram that shows the shifting.

Jika data sesiri 101 dianjak ke dalam SIPO dan output awal adalah 0, lakarkan rajah masa yang menunjukkan anjakan tersebut.

[3 marks]
[3 markah]

SOALAN TAMAT


NO. SIRI BUKU JAWAPAN :

Nota : Lampiran ini mestalah dihantar bersama buku jawapan.

APENDIX 1 / LAMPIRAN 1

QUESTION 2(b)

Figure C2 / Rajah C2



[3 marks]
[3 markah]

APENDIX 2 / LAMPIRAN 2

ASCII TABLE

ASCII CONTROL CHARACTERS					ASCII PRINTABLE CHARACTERS			
Binary	Decimal	Hexadecimal	Character	Description	Binary	Decimal	Hexadecimal	Character
00000000	00	00	NUL	Null char	00100000	32	20	SP
00000001	01	01	SOH	Start of Heading	00100001	33	21	!
00000010	02	02	STX	Start of Text	00100010	34	22	"
00000011	03	03	ETX	End of Text	00100011	35	23	#
00000100	04	04	EOT	End of Transmission	00100100	36	24	\$
00000101	05	05	ENQ	Enquiry	00100101	37	25	%
00000110	06	06	ACK	Acknowledgment	00100110	38	26	&
00000111	07	07	BEL	Bell	00100111	39	27	'
00001000	08	08	BS	Back Space	00101000	40	28	(
00001001	09	09	HT	Horizontal Tab	00101001	41	29)
00001010	0A	0A	LF	Line Feed	00101010	42	2A	*
00001011	0B	0B	VT	Vertical Tab	00101011	43	2B	+
00001100	0C	0C	FF	Form Feed	00101100	44	2C	,
00001101	0D	0D	CR	Carriage Return	00101101	45	2D	-
00001110	0E	0E	SO	Shift Out / X-On	00101110	46	2E	.
00001111	0F	0F	SI	Shift In / X-Off	00101111	47	2F	/
00010000	10	10	DLE	Data Line Escape	00110000	48	30	0
00010001	11	11	DC1	Device Control 1 (oft. XON)	00110001	49	31	1
00010010	12	12	DC2	Device Control 2	00110010	50	32	2
00010011	13	13	DC3	Device Control 3 (oft. XOFF)	00110011	51	33	3
00010100	14	14	DC4	Device Control 4	00110100	52	34	4
00010101	15	15	NAK	Negative Acknowledgement	00110101	53	35	5
00010110	16	16	SYN	Synchronous Idle	00110110	54	36	6
00010111	17	17	ETB	End of Transmit Block	00110111	55	37	7
00011000	18	18	CAN	Cancel	00111000	56	38	8
00011001	19	19	EM	End of Medium	00111001	57	39	9
00011010	1A	1A	SUB	Substitute	00111010	58	3A	:
00011011	1B	1B	ESC	Escape	00111011	59	3B	;
00011100	1C	1C	FS	File Separator	00111100	60	3C	<
00011101	1D	1D	GS	Group Separator	00111101	61	3D	=
00011110	1E	1E	RS	Record Separator	00111110	62	3E	>
00011111	1F	1F	US	Unit Separator	00111111	63	3F	?

ASCII PRINTABLE CHARACTERS				ASCII PRINTABLE CHARACTERS			
Binary	Decimal	Hexadecimal	Character	Binary	Decimal	Hexadecimal	Character
01000000	64	40	@	01100000	96	60	~
01000001	65	41	A	01100001	97	61	a
01000010	66	42	B	01100010	98	62	b
01000011	67	43	C	01100011	99	63	c
01000100	68	44	D	01100100	100	64	d
01000101	69	45	E	01100101	101	65	e
01000110	70	46	F	01100110	102	66	f
01000111	71	47	G	01100111	103	67	g
01001000	72	48	H	01101000	104	68	h
01001001	73	49	I	01101001	105	69	i
01001010	74	4A	J	01101010	106	6A	j
01001011	75	4B	K	01101011	107	6B	k
01001100	76	4C	L	01101100	108	6C	l
01001101	77	4D	M	01101101	109	6D	m
01001110	78	4E	N	01101110	110	6E	n
01001111	79	4F	O	01101111	111	6F	o
01010000	80	50	P	01110000	112	70	p
01010001	81	51	Q	01110001	113	71	q
01010010	82	52	R	01110010	114	72	r
01010011	83	53	S	01110011	115	73	s
01010100	84	54	T	01110100	116	74	t
01010101	85	55	U	01110101	117	75	u
01010110	86	56	V	01110110	118	76	v
01010111	87	57	W	01110111	119	77	w
01011000	88	58	X	01111000	120	78	x
01011001	89	59	Y	01111001	121	79	y
01011010	90	5A	Z	01111010	122	7A	z
01011011	91	5B	[01111011	123	7B	{
01011100	92	5C	\	01111100	124	7C	
01011101	93	5D]	01111101	125	7D	}
01011110	94	5E	^	01111110	126	7E	~
01011111	95	5F	/	01111111	127	7F	DEL

